Computing the Pull-In Range of Second-Order Phase Locked Loops with Tanlock and Sawtooth Phase Detectors
نویسنده
چکیده
In previous work, we have shown that second-order phase locked loop (PLL) with sinusoidal phase detector characteristics have a separatrix cycle for a certain value of closed loop gain. It was verified that bifurcation from a stable separatrix cycle is the mechanism responsible for breaking the limit cycle associated with the PLL’s out-of lock state and the loop pulls in (phase lock). The value of the pull-in range (detuning frequency) where bifurcation occurs was determined using Galerkin method. In this paper, we analyze the pullin range for a second-order phase locked loop with tanlock and sawtooth phase detector characteristics. An algorithm is proposed for computing the PLL’s separatrix cycle. It is shown that for a given loop filter parameters (poles and zeros) and value of closed loop gain, the algorithm iteratively find the value of PLL’s detuning frequency (pull-in range) where the PLL reached the phase locked state. A comparison is drawn between the values of the pull-in range obtained for different phase detector characteristics (sinusoidal, tanlock and sawtooth). Results show that the PLL with sawtooth phase detector characteristics has the wider pull-in range followed by the tanlock and sinusoidal, respectively. Key-Words: Phase-Locked Loops, Bifurcation, Separatrix Cycle, Phase-Detector, Pull-in, Phase-lock.
منابع مشابه
Closed-Form Analytical Equations to Transient Analysis of Bang-Bang Phase-Locked Loops
Due to the nonlinear nature of the Bang-Bang phase-locked loops (BBPLLs), its transient analysis is very difficult. In this paper, new equations are proposed for expression of transient behavior of the second order BBPLLs to phase step input. This approach gives new insights into the transient behavior of BBPLLs. Approximating transient response to reasonable specific waveform the loop tran...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملNovel Phase-frequency Detector based on Quantum-dot Cellular Automata Nanotechnology
The electronic industry has grown vastly in recent years, and researchers are trying to minimize circuits delay, occupied area and power consumption as much as possible. In this regard, many technologies have been introduced. Quantum Cellular Automata (QCA) is one of the schemes to design nano-scale digital electronic circuits. This technology has high speed and low power consumption, and occup...
متن کاملحلقۀ قفل تأخیر پهن باند با پمپ بار خودتنظیم و بدون مشکل عدم تطبیق
Almost all logic systems have a main clock signal in order to provide a common timing reference for all of the components in the system. Supporting the highest bandwidth data rates among devices requires advanced clock management technology such as delay-locked loops (DLLs). The DLL circuitry allows for very precise synchronization of external and internal clocks. In this paper a low jitter and...
متن کاملA time-delay digital tanlock loop
We propose a nonuniform sampling digital tanlock loop (DTL) that utilizes a constant time-delay unit instead of the constant 90 phase shifter. The new structure reduces the complexity of implementation and avoids many of the practical problems associated with the digital Hilbert transformer like the approximations and frequency limitations. The time-delay digital tanlock loop (TDTL) preserves t...
متن کامل